WhatsApp
已收藏的职位
3590 份职位空缺
排序:
相关性|
日期
Senior / IC Design Engineer - Digital Design
Solomon Systech Limited (尖沙咀)
2025-12-10
Senior / IC Design Engineer - Electrostatic Discharge
Solomon Systech Limited (香港岛)
2025-12-10
Senior / Product Engineer
Solomon Systech Limited (沙田)
2025-12-10
Human Resources & Administration Manager
Solomon Systech Limited (沙田)
2025-12-10
Senior Designer
GP Batteries International Limited (九龙)
2025-12-10
Senior Manager, Manufacturing Technology & Automation
GP Batteries International Limited (沙田)
2025-12-10
Account Manager (Native Japanese Speaking)
GP Batteries International Limited (大埔)
2025-12-10
Research Scientist
GP Batteries International Limited (大埔)
2025-12-10
Senior Global Marketing Executive
GP Batteries International Limited (大埔)
2025-12-10
Senior /Sales Engineer - New Equipment
Otis Elevator Co (HK) Limited (九龙湾)
2025-12-10
Sales Engineer / Assistant Sales Engineer, Service
Otis Elevator Co (HK) Limited (九龙湾)
2025-12-10
Service Sales Executive Trainee
Otis Elevator Co (HK) Limited (九龙湾)
2025-12-10
Senior / Account Executive
Otis Elevator Co (HK) Limited (九龙湾)
2025-12-10
Human Resources Assistant (C&B Operations) - 6 month contract
Otis Elevator Co (HK) Limited (九龙湾)
2025-12-10
English Teachers (Full time and Part time)
ABC Pathways School (不指定)
$22,000-$25,000/月2025-12-10
JRV 教育中心 中文科老師 (全職)
ABC Pathways School (新界)
$24,000-$26,000/月2025-12-10
Digital Marketing Executive
ABC Pathways School (北角)
2025-12-10
Student Affair Officer / Student Service Officer
ABC Pathways School (北角)
$16,000-$18,000/月2025-12-10
IT Systems Manager (Full Time)
ABC Pathways School (北角)
2025-12-10
Audio Engineer / Sound Engineer
DR-Max Limited (葵涌)
2025-12-10
已建立笋工提示!有新职缺时我们会即时通知你

Senior / IC Design Engineer - Digital Design

Solomon Systech Limited
刊登于2025-12-10

尖沙咀
5年工作经验

职位描述

Job Responsibilities

  • Perform logic design, RTL coding, design verification, logic synthesis, DFT and static timing analysis;
  • Develop verification environment and coverage closure;
  • Compile design documentation and integration guide;
  • Support co-simulation;
  • Support wafer level testing and silicon evaluation.


Job Requirements

  • Bachelor or above in Electronic Engineering or equivalent;
  • 5 Years or above of solid experience in one or more of the following areas: Verilog-based logic design and synthesis, constrained random testbench with System Verilog & UVM, assertion based design verification or circuit-level SPICE simulations;
  • Knowledge of SoC and embedded system;
  • Candidate with less experience will be considered as Digital Design Engineer.


All applications will be treated in strict confidence and for recruitment purpose only.
 

工作种类
工作地区 尖沙咀
教育程度
学士
受雇形式 全职
行业 工程 ( 电机 / 电子 / 机械 )

有关招聘公司
Solomon Systech Limited
We are a leading flat panel display IC company for high-tech products, providing display IC solutions on an international basis under our own global brand. With a "fabless" business model, the Group specializes in the design, development and sales of proprietary IC solutions that enable a wide range of display applications for cellular phones, computer monitors, flat panel TVs and other innovative products. We invite high calibre to join a core team of highly talented and well trained professionals with us.